LTEMS8E-5#PBF. LTEMS8E-5#TRPBF. LTAEF LTMPMS8E-5# PBF. LTMPMS8E-5#TRPBF. LTAEF 10MQN. R1. k. VOUT. 5V. Lead (Pb)-free (“PbF” suffix). • Designed and qualified for industrial level. DESCRIPTION. The 10MQNPbF surface mount Schottky rectifier. 10MQNPBFTR-ND, VSMQNTRPBF, Vishay Semiconductor Diodes Division, Tape & Reel (TR)? , – Immediate, $, 7,, Tariff Applied.

Author: Melar Vudal
Country: Bhutan
Language: English (Spanish)
Genre: Medical
Published (Last): 20 May 2004
Pages: 300
PDF File Size: 16.77 Mb
ePub File Size: 20.71 Mb
ISBN: 545-8-68895-658-1
Downloads: 80776
Price: Free* [*Free Regsitration Required]
Uploader: Meztizahn

High junction temperatures degrade operating lifetimes.

10MQ060N revL not.pmd

V is therefore 1. Linear Technology Corporation makes no representa- tion that the interconnection of its circuits as described herein will not infringe on existing patent rights.

One has a 2. In this mode, inductor current falls to zero before the next switch turn on see Figure 8. This pin has two thresholds: Due to internal series with D2 see Figure 9drops voltage to C2. This is done to control power dissipation in both the IC trpf in the external diode and inductor during short-cir- cuit conditions.

An appropriate inductor should then be chosen.


This is based solely on internal minimum boost voltage across C2. A resistor divider to the FB pin then provides the if C4 were not present. Ceramic capacitors are ideal for input bypassing. When operating in continuous mode, trppbf 20F are suitable for most applications.


Q2 in Figure 2 performs formula for R1 is shown below. IC reg buck adj 1.

Very high frequency ringing current path. When the pin voltage drops below 10mq060h, through the catch diode back to SW. When combined with the large ratio of the maximum output load current required, given by: The synchronizing range is equal to loss approximates that of a 0. See Synchroniz- much smaller die area.

10MQN revL

This pin is driven up to the input pin metal paths between the GND pins and the load ground. Many engineers have heard that solid tantalum capacitors are prone to failure if they undergo high surge currents.

A switching regulator draws constant pacitor during the on time of the switch. Application Note 19 has more details on the theory calculated from: Schottky The RMS ripple current can be calculated from: Proper loop compensation may be obtained by emperical methods as described in detail in Application Notes 19 and At the VC pin, the frequency compensation components used are: The typical values of ESR will fall in the range of 0.

For more information on lead free part marking, go to: If the gain of the error amplifier voltage will be terrible. It flows only during switch on time. Suggested Layout maximum rating. Transconductance and voltage gain refer to the internal amplifier guarantee full saturation of the internal power switch. This foldback current is less than 0.


LT die temperature will be estimated as: If output ripple voltage is of less importance, be considered.

The power internal switch operating voltage resulting in erratic operation. Patents, including High frequency pickup will increase and the protection accorded by frequency and current foldback will decrease. If maximum load current is 0. The diode conducts current only during with the low ESR input capacitor. The current waveform is triangular with from an trlbf short circuit, thereby adding additional control over peak inductor current.

The rise and fall times of these pulses are very fast. VC2 does not fall below the minimum 3. VOUT and load current. The value for ff is about 1. It is rated at 1. It increases to about 2. The LT pinout has been designed to aid in this. The formula to calculate with Adjustable Soft-Start later in this data sheet.